ELSEVIER

Available online at www.sciencedirect.com

SCIENCE DIRECT®

Journal of Systems Architecture 50 (2004) 757–759

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Author index to volume 50 (2004)

Aboutabl, M., see Younis, M.F. 649–674
Ajmone Marsan, M., K. Al-Begain and R. Gaeta, On the performance analysis of ABR in ATM LANs with Stochastic Petri Nets 325–343
Al-Begain, K., see Ajmone Marsan, M. 325–343
Alfonsi, G. and L. Muttoni, Performance evaluation of a Windows NT based PC cluster for high performance computing 345–359
Asari, K.V., Design of an efficient VLSI architecture for non-linear spatial warping of wide-angle camera images 743–755

Baek, S., H. Rim and S. Kim, Socket-based RR scheduling scheme for tightly coupled clusters providing single-name images 299–308
Balakrishnan, K. and N.A. Touba, Matrix-based software test data decompression for systems-on-a-chip 247–256
Bartoli, A., Implementing a replicated service with group communication 493–519
Benini, L., see Ye, T.T. 81–104
Bolotin, E., I. Cidon, R. Ginosar and A. Kolodny, QNoC: QoS architecture and design process for network on chip 105–128

Cadenas, O. and G. Megson, A clocking technique for FPGA pipelined designs 687–696
Calder, B., see Reinman, G. 675–685
Chan, H., see Sun, X. 267–280
Chang, C.-Y., see Yu, G.-J. 177–192
Chang, W.-L., C.-P. Chu and M. (Shan-Hui) Ho, Exploitation of parallelism to nested loops with dependence cycles 729–742
Chen, C.-Y., see Chen, Y.-S. 575–589
Chen, T.-S., see Yu, G.-J. 177–192
Chen, Y.-S., C.-Y. Chiang and C.-Y. Chen, Multi-node broadcasting in all-ported 3-D wormhole-routed torus using an aggregation-then-distribution strategy 575–589
Chiang, C.-Y., see Chen, Y.-S. 575–589
Choi, M., N. Park, V. Piuri, Y.-B. Kim and F. Lombardi, Balanced dual-stage repair for dependable embedded memory cores 281–285
Chu, C.-P., see Chang, W.-L. 729–742
Chu, S.-L. and T.-C. Huang, SAGE: an automatic analyzing system for a new high-performance SoC architecture—processor-in-memory 1–15
Chung, L. and N. Subramanian, Adaptable system/software architectures 365–366
Chunlin, L. and L. Layuan, The use of economic agents under price driven mechanism in grid resource management 521–535
Cidon, I., see Bolotin, E. 105–128
Coppola, M., S. Curaba, M.D. Grammatikakis, R. Locatelli, G. Maruccia and F. Papariello, OCCN: a NoC modeling framework for design exploration 129–163
Curaba, S., see Coppola, M. 129–163

Day, K., Optical transpose k-ary n-cube networks 697–705
Day, K., see Tenzakhti, F. 591–605
De Micheli, G., see Ye, T.T. 81–104
Duato, J., see Orduña, J.M. 207–220

Ferreira, D.M.R. and J.J. Pinto Ferreira, Developing a reusable workflow engine 309–324

Gaeta, R., see Ajmone Marsan, M. 325–343
Ginosar, R., see Bolotin, E. 105–128
Grahn, H. and P. Stenström, A comparative evaluation of hardware-only and software-only directory protocols in shared-memory multiprocessors 537–561
Grammatikakis, M.D., see Coppola, M. 129–163

Huang, T.-C., see Chu, S.-L. 1–15

Jana, P.K., Multi-mesh of trees with its parallel algorithms 193–206
Janes, A., see Sillitti, A. 393–405
Jantsch, A., J. Öberg and H. Tenhunen, Special issue on networks on chip 61–63
Jóźwiak, L. and A. Ślusarczyk, General decomposition of incompletely specified sequential machines with multi-state behavior realization 445–492

1383-7621/$ - see front matter © 2004 Elsevier B.V. All rights reserved.
doi:10.1016/S1383-7621(04)00100-6

Karaata, M.H., Stabilizing ring clustering 623–634
Kim, D., see Younis, M.F. 649–674
Kim, S., see Baek, S. 299–308
Kim, Y.-B., see Choi, M. 281–285
Kolodny, A., see Bolotin, E. 105–128
Korhonen, M. and T. Mikkonen, Assessing systems adaptability to a product family 383–392

Layuan, L., see Chunlin, L. 521–535
Li, P. and B. Ravindran, Efficiently tolerating failures in asynchronous real-time distributed systems 607–621
Liu, J., L.-R. Zheng and H. Tenhunen, Interconnect intellectual property for Network-on-Chip (NoC) 65–79
Locatelli, R., see Coppola, M. 129–163
Lombardi, F., see Choi, M. 281–285
Loucif, S., see Ould-Khaoua, M. 563–574
Loucopoulos, P., see Wan-Kadir, W.M.N. 367–382

Maruccia, G., see Coppola, M. 129–163
Mazzeo, A., see Saggese, G.P. 711–727
Mazzocca, N., see Saggese, G.P. 711–727
Medina-Medina, N., see Paderewski-Rodríguez, P. 407–416
Megson, G., see Cadenas, O. 687–696
Mikkonen, T., see Korhonen, M. 383–392
Molina-Ortiz, F., see Paderewski-Rodríguez, P. 407–416
Mumolo, E. and M. Savron, Reducing disk I/O times using anticipatory movements of the disk head 17–33
Murakami, M., A model of runtime transformation for distributed systems based on directed acyclic graph model 417–425
Muttoni, L., see Alfonsi, G. 345–359

Öberg, J., see Jantsch, A. 61–63
Ogden, K., see Sun, X. 267–280
Orailoglu, A., see Sinanoglu, O. 257–266
Orduña, J.M., F. Silla and J. Duato, On the development of a communication-aware task mapping technique 207–220
Ould-Khaoua, M., S. Loucif and F.A. Rabhi, On the performance of multicomputer interconnection networks 563–574
Ould-Khaoua, M., see Tenzakhti, F. 591–605

Paderewski-Rodríguez, P., J.J. Torres-Carbonell, M.J. Rodríguez-Fortiz, N. Medina-Medina and F. Molina-Ortiz, A Software System evolutionary and adaptive framework: application to Agent-based systems 407–416
Papariello, F., see Coppola, M. 129–163
Park, C.W. and J.W. Park, A multiple disk failure recovery scheme in RAID systems 169–175
Park, J.W., see Park, C.W. 169–175
Park, N., see Choi, M. 281–285

Pinto Ferreira, J.J., see Ferreira, D.M.R. 309–324
Piuri, V., see Choi, M. 281–285
Priya, T.K., see Sridharan, K. 635–644

Rabhi, F.A., see Ould-Khaoua, M. 563–574
Ravindran, B., see Li, P. 607–621
Reinman, G. and B. Calder, Using a serial cache for energy efficient instruction fetching 675–685
Rim, H., see Baek, S. 299–308
Rodríguez-Fortiz, M.J., see Paderewski-Rodríguez, P. 407–416
Romano, L., see Saggese, G.P. 711–727

Sabade, S.S. and D.M.H. Walker, I_{DDQ} data analysis using neighbor current ratios 287–294
Saggese, G.P., L. Romano, N. Mazzocca and A. Mazzeo, A tamper resistant hardware accelerator for RSA cryptographic applications 711–727
Savikko, V., Generative and incremental implementation for a scripting interface 427–439
Savron, M., see Mumolo, E. 17–33
(Shan-Hui) Ho, M., see Chang, W.-L. 729–742
Silla, F., see Orduña, J.M. 207–220
Sillitti, A., A. Janes, G. Succi and T. Vernazza, Measures for mobile users: an architecture 393–405
Sinanoglu, O. and A. Orailoglu, Fast and energy-frugal deterministic test through efficient compression and compaction techniques 257–266
Ślusarczyk, A., see Jóźwiak, L. 445–492
Sonza Reorda, M. and M. Violante, Efficient analysis of single event transients 239–246
Sridharan, K. and T.K. Priya, A parallel algorithm for constructing reduced visibility graph and its FPGA implementation 635–644
Stenström, P., see Grahn, H. 537–561
Subramanian, N., see Chung, L. 365–366
Succi, G., see Sillitti, A. 393–405
Sun, X., K. Ogden, H. Chan and P. Trouborst, A novel FPGA local interconnect test scheme and automatic TC derivation/generation 267–280

Tenhunen, H., see Liu, J. 65–79
Tenhunen, H., see Jantsch, A. 61–63
Tenzakhti, F., K. Day and M. Ould-Khaoua, Replication algorithms for the World-Wide Web 591–605
Torres-Carbonell, J.J., see Paderewski-Rodríguez, P. 407–406
Touba, N.A., see Balakrishnan, K. 247–256
Touzene, A., Optimal all-ports collective communication algorithms for the k-ary n-cube interconnection networks 221–231
Trouborst, P., see Sun, X. 267–280
Tse, E.S.H., Switch fabric architecture analysis for a scalable bi-directionally reconfigurable IP router 35–60

Vernazza, T., see Sillitti, A. 393–405
Violante, M., see Sonza Reorda, M. 239–246

Walker, D.M.H., see Sabade, S.S. 287–294
Wan-Kadir, W.M.N. and P. Loucopoulos, Relating evolving business rules to software design 367–382

Ye, T.T., L. Benini and G. De Micheli, Packetization and routing analysis of on-chip multiprocessor networks 81–104
Younis, M.F., M. Aboutabl and D. Kim, Software environment for integrating critical real-time control systems 649–674
Yu, G.-J., C.-Y. Chang and T.-S. Chen, Task migration in *n*-dimensional wormhole-routed mesh multicomputers 177–192

Zheng, L.-R., see Liu, J. 65–79

Available online at www.sciencedirect.com
SCIENCE DIRECT®
ELSEVIER
Journal of Systems Architecture 50 (2004) 761–762
JOURNAL OF SYSTEMS ARCHITECTURE
www.elsevier.com/locate/sysarc

Subject index to volume 50 (2004)

Adaptability 383
Agent-based systems 407
Assessment 383
ATE (automated test equipment) 281
ATM 325

Back mapping 743
Barrel distortion 743
Bi-directional hardware reconfigurability 35
Bisection width 193
BIST/D/R (built in self-test, diagnosis and repair) 281
Blackboard 407
Brélaz algorithm 267
Broadcast 221
Broadcasting 575
Business rules 367

Cache coherence 537
Centralized/distributed replication 591
Channel bandwidth constraints 563
Cluster computing 207
Clustering 623
Collective communication 575
Communication algorithms 193
Component reuse 309
Computer architecture 17
Current ratios 287

Data dependence analysis 729
Decomposition 193
Dependence cycle 729
Development monitoring 393
DFT computation 193
Dimension-order routing 575
Dimension-ordered routing 177
Disk cache 17
Disk failures 169
Distributed systems 623
Durand–Kerner method 193

Economic agent 521
Edge-disjoint spanning trees 221
Ehrlich method 193
Embedded memory core repair 281
Embedded software environments 649
Endoscopic image 743
Evolution 407

Fault containment 649
Fault tolerance 221
Fault-tolerance 607, 623
Field Programmable Gate Arrays (FPGAs) 711
FPGA 521
FPGA implementation 635
FPGA testing 267
FPGAs 687

Gather-and-scatter 177
Generative programming 427
Grid 521

Hard disk 17
Hardware-only directory protocols 537
Hardware scalability 35
Hierarchic COM library 427
High availability 493
High performance computing benchmarking 345

I_{DDQ} testing 287
I/O systems 169
Incremental development 427
Integrated critical control 649
Inter-application communication 649
Interconnection network 575
Interconnection networks 207, 221, 563, 697
IP router 35

Java 393

k-ary *n*-cube 697

Lagrange's interpolation 193
LAN 325
Linear logic 417
Load balancing 591

1383-7621/$ - see front matter © 2004 Elsevier B.V. All rights reserved.
doi:10.1016/S1383-7621(04)00101-8

Local interconnect testing 267
Loop optimization 729

Many-to-all broadcasting 575
Market 521
Matrix algorithms 521
Matrix multiplication 193, 521
Mesh multicomputers 177
Mesh of trees 193
Micropipeline 687
Multicomputers 563
Multi-mesh 193
Multiset rewriting 417

Network on chip 105
Networks-on-chip 81
NPB 345

On-chip communication 81
On-chip multiprocessors 81
On-chip networks 81
ONE-IP 299
Optical transpose interconnection systems 697

Packet filtering 299
Parallel algorithm and architecture 635
Parallel computing 345
Parallel processing 575
Parallelism exploitation 729
Parallelizing compilers 729
Parity 169
Parkbench 345
p-centers 623
Performance analysis 591
Performance comparison 563
Performance evaluation 325, 537
Pipelines 687
Pipelining 743
Polynomial mapping 743
Prediction 17
Primary-backup 493
Process metrics 393
Processor-in-memory 1
Product line architecture 383
Product metrics 393
Program transformation 417
Python 427

QNoC 105
QNoC design process 105
QoS architecture 105

RAID 169
Real-time distributed algorithms 607
Real-time operating systems 649
Real-time parallel and distributed systems 607
Recovery scheme 169
Reduced visibility graph 635
Redundancy balancing 281
Reliable network applications 493
Replication 591
Resource allocation 521
Resource allocation and management 607
Resource management 521
Ring 623
Round-robin dispatching 299
RSA cryptosystems 711

SAGE 1
Scripting 427
Security-and performance-critical applications 711
Seek time 17
Self-stabilization 623
Shared-memory multiprocessors 537
SoC 1
SoC (system-on-chip) technology 281
Socket-based request dispatching 299
Software architecture 407
Software architecture/design 367
Software evolution 367
Software-only directory protocols 537
Software product lines 383
Sorting 193
Spatial correlation 287
Spatial warping 743
State transfer 493
Statement analysis 1
Stochastic Petri Nets 325
Stop & Go ABR 325
Strong partitioning 649
Switch fabric architecture 35

Task migration 177
Task scheduling 207
Test configurations 267
Theory of concurrency 417
Topological properties 697
Torus 575

User requirements 367

Vectorizing compilers 729
Virtual synchrony 493
VLSI architecture 743

Web 591
Web server cluster 299
Windows NT clusters 345
Workflow engines 309
Workflow management systems 309
Wormhole-routed 575
Wormhole routing 177
Wormhole switching 105